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Development of wafer 
annealing for semi- 
insulating InP 
by M. Uchida, Japan Energy Corporation 
I Semi-insulating (SI) InP is becoming more and more important not only for high frequency devices 
such as HEMTs and HBTs but also for opto-electronic devices such as laser diodes and photodetectors 
in optical fibre communication systems with high data transmission rate exceeding 40 Gbs -1. This 
trend needs high-quality SI InP, especially with extremely low Fe concentrations. Japan Energy 
Corporation (following on the tradition of Nippon Mining) has developed a commercially applicable 
wafer annealing process to prepare SI InP for this purpose. 
S emi-insulating InP is a very im- 
portant material for high-fre- 
quency electronic devices uch 
as HEMTs and HBTs. These high-fre- 
quency InP-based evices are compet- 
ing with those based on GaAs, and are 
believed likely to become the princi- 
pal devices operating in the very high 
frequency range exceeding 60 GHz. 
The applications of these high fre- 
quency devices are expected in the 
field of automobile anti-collision sys- 
tems and broadband integrated service 
digital network systems (B-ISDN) and 
so on. These electronic devices are also 
indispensable for the realization of 
OEICs for optical fibre communica- 
tion systems. 
It is also likely that SI InP may re- 
place the conductive suhstrates pre- 
sently in use for optoelectronic 
devices uch as laser diodes (LDs) and 
photo diodes (PDs) in optical fibre 
communication systems. In these ex- 
amples, high data transmission rates 
exceeding 40 Gbs -1 are necessary in or- 
der to realize multimedia communica- 
t ions with movies,  audio and 
documents. Hitherto, LDs and PDs 
for optical fibre communication sys- 
tems have been based on conductive 
InP such as S-, Sn- or Zn-doped InP 
substrates. These substrates cannot be 
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Figure 1. Relationship between resistivities and Fe concentrations. 
applied for devices with the transmis- 
sion rates higher than 40 Gbs -1 due to 
the large junction capacitance atthe 
interface between epitaxial layers and 
substrates. The importance of SI InP 
is thus increasing because it may be- 
come the main material in InP for all 
applications in electronic and optoe- 
lectronic devices. 
SI InP is industrially produced by 
compensating shallow donors with 
deep acceptor impurities, Fe, with 
concentrations in the range of 1.0-10 
× 1016 cm -3. When the Fe concentra- 
tion is less than 1.0 x 1016 cm 3, semi- 
insulating properties cannot be 
achieved. However, Fe-doped InP has 
various disadvantages:- 
• nonuniformity of electrical prop- 
erties along crystal growth axis 
due to Fe segregation [1] 
• the displacement of Fe by Mg or 
Zn dopants diffusing into Fe 
doped InP substrates during the 
MOCVD process [2] 
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• low electrical activation efficiency 
after ion implantation due to resi- 
dual Fe atoms in the implanted 
layers [3]. 
In the case of InP, it had been be- 
lieved that undoped semi-insulating 
InP can not be realized. Since the band 
gap of InP is 1.4 eV, it is necessary that 
the carrier concentration due to impu- 
rities and defects must be lower than 
107 cm -3. This low level impurity con- 
centrations however is in reality too 
pure to realize by the-state-of-the-art 
technologies. Therefore, the intrinsic 
SI InP is substantially impossible to 
prepare. There are neither any deep le- 
vels as EL2 in GaAs, which is indis- 
pensable for undoped SI GaAs in its 
compensating mechanism. 
It was found, however, that un- 
doped InP can be converted to semi- 
insulating by heat reatment. Undoped 
high resistive InP was reported for the 
first time in 1986 by Klein et al. [4]. 
Figure 2. Photograph of the high pressure annealing furnace. 
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Figure 3. Reproducibility of SI InP preparation after wafer annealing under phosphorus vapour 
pressure. 
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Regardless of whether 
we "re talking about cellular 
p,hone or space communi- 
cation, silicon carbide makes 
it possible to develop more 
robust components for higher 
power, higher frequencies, 
a.~d for more powerful 
aj~lications. 
You can see the opportu- 
nities offered by silicon 
carbide. We listen to your 
needs and tailor make the 
equipment you need for 
tomorrow's silicon carbide 
electronics. 
Contact us and we will tell 
you more. Start by reading 
our World Wide Web pages. 
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Figure 4. Typical electrical properties of 50 mm diameter SI InP after MWA (950°C, 1 atm, 40 hrs + 
807°C, 30 atm, 40 hrs) process. 
They reported that undoped high re- 
sistivity InP (3.6 x 10 s ohm cm) was 
obta ined after anneal ing at 900- 
940°C under a phosphorus vapour 
pressure of 6 bar for about hree weeks. 
In 1989, Hofmann etal. [5] reported 
that the resistivity higher than 107 
ohm cm could be obtained by anneal- 
ing undoped conductive InP at 900°C 
under a phosphorus vapour pressure 
of 5 atm, and Kainosho etal. [6] ob- 
tained wholly SI 50 mm InP by an- 
nealing undoped conductive InP at 
900°C under a phosphorus vapour 
pressure of 15 arm. However, the re- 
producibility of the preparation of SI 
InP was poor in that time. 
The origin of the poor reproduci- 
bility was finally ascribed to be due to 
unintentional contamination, mainly 
by Cr and Ni during heat treatment 
[7]. The prevention of this contamina- 
tion made possible reproducible pro- 
duction of SI InP. It was also found 
that a slight amount of Fe contamina- 
tion also occurred uring annealing. 
The amount of this unintentional Fe 
contamination is however very low, 
compared with conventional indus- 
trial Fe-doped InE It was also shown 
that the reproducible semi-insulating 
properties can be achieved when un- 
doped InP wafers were annealed un- 
der vacuum [8]. 
From these results, the mechanism 
of the semi-insulating behaviour has 
been discussed by various researchers 
as fol lows:- 
• Slight amount of Fe is activated by 
annealing and the concentration f
shallow donors which may be re- 
lated to phosphorus vacancies is 
decreased to the level less than the 
concentration factivated Fe [9]. 
• Shallow donors due to the complex 
defect (hydrogen-indium vacancy) 
can be eliminated by annealing to 
a lesser extent han the concentra- 
tion of residual Fe [10]. 
• Indium-related defects which act 
as shallow acceptors are created 
under low phosphorus vapour 
pressure annealing and they com- 
pensate residual shallow donors 
[ l t ] .  
In any case, it became clear that the 
small amount of Fe is indispensable for 
SI InP, being independent of it if it is 
incorporated intentionally or uninten- 
tionally. The annealing procedure has 
an effect in act ivat ing this small 
amount of Fe and in reducing the con- 
centration of shallow donors. 
From these conclusions, the stable 
production of SI InP with very low Fe 
concentrations can be performed by 
annealing extremely slightly Fe-doped 
InP as shown in Fig. 1. In this method, 
very lightly Fe-doped InP grown by 
LEC which is conductive in its as- 
grown state can be converted to be 
semi-insulating by wafer annealing at 
950°C for 40 hrs. 
The annealing is performed by 
using a high pressure annealing fur- 
nace as show in Fig. 2. This annealing 
furnace consists of  a high-pressure 
container with multiple heater zones. 
The evacuated quartz ampoule, in 
which as-cut and etched InP wafers 
and high purity red phosphorus are 
sealed, is set in this furnace where ar- 
gon gas pressure is controlled to bal- 
ance the phosphorus vapour pressure. 
It became possible to reproducibly 
produce SI InP as shown in Fig. 3, but 
it still had the disadvantage that the 
uniformity of  electrical properties 
was unsatisfactory, that is, 20-60% for 
resistivity and 6-30% for mobility. For 
improving this nonuniformity, Japan 
Energy Corporation has developed a 
Mu l t ip le -s tep  Wafer Annea l ing  
(MWA) technology [12] for InP, which 
is well known for preparing high qual- 
ity GaAs wafers [13]. In this MWA pro- 
cess, wafers are annealed at first at 
950°C for 40 hrs under a phosphorus 
vapor pressure of 1 atm and then rean- 
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nealed at 807°C for 40 hrs under a 
phosphorus vapor pressure of 30 atm. 
Wafer annealing is performed by 
using a high pressure annealing fur- 
nace as shown in Fig. 2. It was found 
that MWA is effective in improving 
the uniformity of electrical properties, 
that of resistivity from 50 to 10% and 
that of mobility from 10 to 2%. The 
first step annealing is for realizing SI 
behavior and the second step anneal- 
ing is for improving the uniformity, 
which is ascribed to the reduction of 
native defects uch as phosphorus va- 
cancies. In Fig. 4, the uniformity of 
electrical properties after the MWA 
process is shown. It can be known that 
the uniformity upto 8.3% for resistiv- 
ity and 2.9% for mobility is realized. 
Japan Energy thus developed two 
grades of SI InP with low Fe concen- 
trations, one is single-step wafer an- 
nealed (SWA) wafers and the other is 
MWA wafers. For both wafers, the Fe 
concentration is limited to a very low 
level, which cannot be achieved by the 
conventional Fe-doped crystal growth 
method. 
SWA wafers are expected for epi- 
taxial growth applications, where the 
lower Fe concentrations are desired 
while the resistivity uniformity of 20- 
60% is accepted as far as the resistivity 
whole over the wafer is larger than 1.0 
x 10 v ohm cm. 
MWA wafers are required for ion 
implantation based electronic devices 
where low Fe concentrations are es- 
sential for wafer to wafer consistency 
of the activation efficiency. Japan En- 
ergy is distributing these wafer an- 
nealed SI InP samples for device 
applications. 
For further information, the read- 
ers can contact freely the addresses be- 
low. 
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Better performance, more 
efficient engines, advanced 
information and communica- 
tion solutions - the demands 
for the de t of new, 
envlronmenta/ly adapted 
technical solutions are many 
and diverse. 
Silicon carbide, as the basis of 
semiconductor ts. 
creates a whole new range of 
opportunities for monitoring 
and controlling processes in 
an automobile engine; not 
k=.ast because it can operate at 
tempera~res up to 600 °C. 
Let us tell you more about 
what silicon carbide can do. 
Why not start by reading our 
World Wide Web pages? 
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